

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address COMMISSI-NER OF PATENTS AND TRADEMARKS
Washington Dec 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10 040,460	01-09-2002	Ferumasa Kitahara	024016-00022	2564
7:	590 03 19 2003			
ARENT FOX KINTNER PLOTKIN & KAHN, PLLC			EXAMINER	
	cut Avenue, N.W., Suite C 20036-5339	600	NGUYEN, THINH T	
			ART UNIT	PAPER NUMBER
			2818	

DATE MAILED: 03/19/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/040,460	KITAHARA ET AL.
Office Action Summary	Examiner	Art Unit
	Thinh T Nguyen	2818
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address
A SHORTENED STATUTORY PERIOD FOR RE	PLY IS SET TO EXPIRE 3 M	ONTH(S) FROM
THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st - Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b). Status	DN. R 1.136(a). In no event, however, may a i. a reply within the statutory minimum of thir priod will apply and will expire SIX (6) MON tatute, cause the application to become Af	reply be timely filed ty (30) days will be considered timely ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on	09 January 2002 .	
, —	This action is non-final.	
3) Since this application is in condition for all	lowance except for formal ma	tters, prosecution as to the merits is
closed in accordance with the practice und Disposition of Claims	der <i>Ex parte Quayle</i> , 1935 C.	D. 11, 453 O.G. 213.
4) Claim(s) 1-19 is/are pending in the application		
4a) Of the above claim(s) is/are with	drawn from consideration.	
5) Claim(s) is/are allowed.		
6) Claim(s) <u>1-19</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction ar	nd/or election requirement.	
Application Papers		
9) The specification is objected to by the Exam		L. E. andrea
10) The drawing(s) filed on is/are: a) a		
Applicant may not request that any objection t		lisapproved by the Examiner.
11) The proposed drawing correction filed on		isapproved by the Examiner.
If approved, corrected drawings are required in 12) The oath or declaration is objected to by the		
· 	s Examiner.	
Priority under 35 U.S.C. §§ 119 and 120 13) Acknowledgment is made of a claim for for	roign priority under 35 LLS C	8 119(a)-(d) or (f)
a) ☐ All b) ☐ Some * c) ☐ None of:	eight phonty under 33 0.3.0.	g 119(a)-(a) or (i).
	sents have been received	
		onlication No
3. Copies of the certified copies of the papplication from the International* See the attached detailed Office action for a	l Bureau (PCT Rule 17.2(a)).	
14) Acknowledgment is made of a claim for dom	estic priority under 35 U.S.C.	§ 119(e) (to a provisional application).
 a) The translation of the foreign language 15) Acknowledgment is made of a claim for dom 		
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No.) 5) Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)

DETAILED OFFICE ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed (see MPEP paragraph 606.01).

A title such as -- Semiconductor integrated circuit device with enhanced layout -- is suggested.

2. The specification has been checked to the extent necessary to determine the presence of all possible minor errors. However, the applicant cooperation is requested In correcting any errors of which the applicant may become aware in the specification.

Claim Rejections - 35 USC § 103

3. The following is a quotation of U.S.C. 103(a) which form the basis for all obviousness rejections set forth in this office action:

Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (fig. 24,25,26,27,28) in view of Yin (US patent 5635737)

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Art Unit: 2818

and in view of further remark.

REGARDING CLAIM 1.

Applicant Admitted Prior Art disclose all the invention except for the teaching of a Region with no unit wirings; However, Lin (fig 3, region 250, the abstract) teaches the formation of a area with no unit wiring on the CMOS VLSI integrated circuit chip with the focus on the symmetric nature of CMOS device to reduce wiring complexity.

It would have been obvious to one of ordinary skill in the art the time the invention was made to combine the teachings of the AAPA and Yin in order to fabricate

A semiconductor integrated circuit device comprising:

a pair of a first power wiring and a second power wiring, the pairs being arranged in one direction, wherein a first region between the first power wiring and the second power wiring; fundamental circuit units constituted by combining one or more PMOS transistors and one or more NMOS transistors, the fundamental circuit units being arranged along with the first power wiring and the second power wiring; logic circuit units constituted by a plurality of the fundamental circuit units; functional circuit units constituted by a plurality of the logic circuit units, the functional circuit units being connected each other; wherein at least one part of the PMOS transistors and that of the NMOS transistors are arranged below the first power wiring and the second power wiring; and unit connection wirings to connect between the fundamental circuit units or to connect between the logic circuit units, of which terminals terminate at the functional circuit units are arranged on second regions that are other than the first region, in case the unit connection wirings are constituted by a layer that is same as a

Application/Control Number: 10/040,460

Art Unit: 2818

wiring layer that constitutes the first power wiring and the second power wiring or by wiring layers that are under the wiring layer of the first and second power wirings.

The rationale to combine the teachings of the AAPA with the teachings of Yin is as follows:

A person of ordinary skill in the art at the time the invention was made would have been motivated to improve the AAPA using the teachings of Yin in order to use less silicon area as suggested by Yin in the abstract.

REGARDING CLAIMS 2-19

The combination of the AAPA and Yin disclose all the invention except for the details of wiring connections, number of PMOS and NMOS transistors per unit cells, the arrangement of wiring units etc...; however, these are mere rearrangement of parts of the combined teachings of the AAPA and Yin for chip size optimization in CMOS technology and are considered routine obvious skill at the time the invention was made for a person of ordinary skill in the art.

- 5. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and the page numbers in the application and/or references cited to assist the examiner to locate the appropriate paragraphs.
- 6. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) day from the day of this letter. Failure to respond within the period for response will cause the application to be abandoned (see M.P.E.P. 710.02(b)).

Page 4

Art Unit: 2818

7. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d) which papers have been placed of record in the file.

CONCLUSION

- 8. The prior arts made of record and not relied upon are considered pertinent to applicant disclosure: Saika (US patent 5995734) disclose a method for generating transistor placement in an automatic cell layout design; Okamoto (US patent 6335640) disclose a semiconductor integrated circuit device with its layout design by the cell base method; Tseng et al. (UK Patent Application GB 2300893 A) disclose a flexible CMOS wiring layout method.
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thinh T Nguyen whose phone number is (703) 305-0421. The Examiner can normally be reached on Monday to Friday from 8.30 A.M. to 5.00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's Supervisor, David C. Nelms can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Application/Control Number: 10/040,460

Art Unit: 2818

Page 6

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Thinh T. Nguyen

Art Unit 2818

PRIMARY EXAMINE